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Abstract
Saddle-node bifurcation occurs in a boost converter when parasitic inductor resistance is modeled.
Closed-form critical conditions of the bifurcation are derived. If the parasitic inductor resistance
is modeled, the saddle-node bifurcation occurs in the voltage mode control or in the current mode
control with the voltage loop closed, but not in the current mode control with the voltage loop open.
If the parasitic inductor resistance is not modeled, the saddle-node bifurcation does not occur, and
one may be misled by the wrong dynamics and the wrong steady-state solutions. The saddle-
node bifurcation still exists even in a boost converter with a popular type-III compensator. When
the saddle-node bifurcation occurs, multiple steady-state solutions may coexist. The converter may
operate with a voltage jump from one solution to another. Care should be taken in the compensator
design to ensure that only the desired solution is stabilized. In industry practice, the solution with
a higher duty cycle (and thus the saddle-node bifurcation) may be prevented by placing a limitation
on the maximum duty cycle.
Keywords: DC-DC power conversion, voltage mode control, current mode control, parasitic
resistance, saddle-node bifurcation
1. Introduction
A DC-DC switching converter is a nonlinear system with rich dynamics. Parasitic capacitor
resistance, also known as equivalent series resistance (ESR), in a DC-DC converter adds a zero in the
dynamics, and it is generally considered in most converter models [1]. Parasitic inductor resistance is
known to change the steady-state solutions [1]. However, it is generally not included in most models
for analysis. A saddle-node bifurcation (SNB) associated with the parasitic inductor resistance
in a boost converter under current mode control (CMC) has been reported in [2] by simulation
without deriving the bifurcation critical condition. Analysis of SNB may explain some sudden
disappearances or jumps of steady-state solutions observed in switching converters [3, 4, 5, 6, 7, 8].
In a boost converter when the parasitic inductor resistance is not modeled, the output voltage
(vo(D) = vs/(1−D)) increases monotonously as D increases, where vs is the source voltage and D
is the duty cycle. One output voltage. has only one corresponding duty cycle (see the dashed line
in Fig. 1). However, in a boost converter when the parasitic inductor resistance is modeled, vo(D)
is Λ-shaped [1, p. 98]. One output voltage has two corresponding duty cycles (see the solid line
in Fig. 1). The SNB is generally associated with coexistence of multiple solutions [3]. However,
such coexistence of multiple solutions in the boost converter has been seldom linked to the SNB.
In this paper, the critical conditions are derived for the SNB associated with the parasitic inductor
resistance in a boost converter under either CMC or voltage mode control (VMC). The effects of
the parasitic inductor resistance on the dynamics are analyzed.
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Figure 1: Conversion ratio for a boost converter with zero (dashed line) or nonzero (solid line) parasitic inductor
resistance. SNB occurs when two solutions coalesce.
The remainder of the paper is organized as follows. In Section 2, a unified voltage/current
mode control model is discussed. In Sections 3 and 4, the saddle-node bifurcations associated with
the parasitic inductor resistances in VMC and CMC are analyzed. Conclusions are collected in
Section 5.
2. Unified VMC/CMC Model
The operation of a DC-DC switching converter under VMC or CMC can be described exactly by
a unified block diagram model [9] shown in Fig. 2. In VMC or in CMC with a closed voltage loop,
the reference signal vr controls the output voltage vo. In CMC, vr is denoted as ic, and it controls
the peak inductor current iL. In the model, A1, A2 ∈ RN×N , B1, B2 ∈ RN×2, C,E1, E2 ∈ R1×N ,
and D ∈ R1×2 are constant matrices, where N is the system dimension. Since the output voltage
may be discontinuous, let E = (E1 + E2)/2. Confusion of notations for capacitance C and duty
cycle D with the matrices C and D can be avoided from the context. Within a clock period T , the
dynamics is switched between two stages, S1 and S2 (for continuous conduction mode). Switching
occurs when the ramp signal h(t) intersects with the compensator output y := Cx + Du ∈ R.
Denote the ramp amplitude as Vh, and denote the switching frequency as fs = 1/T .
3. Voltage Mode Control (VMC)
Let the parasitic resistance associated with the inductor be r. The parasitic resistance associated
with the switch or the diode can be also included in r [1, p. 437]. Without loss of generality, assume
that the ESR is small enough such that the zero associated with the ESR is at infinity. As discussed
below, SNB is associated with the steady-state solution, and the ESR has a minor effect on the
steady state and on SNB.
Let the state be x = (iL, vC)
′, where iL is the inductor current, and vC is the capacitor voltage.
For small ESR, vC ≈ vo. Consider VMC with a proportional feedback gain kp as shown in Fig. 3.
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S1 :
{
x˙ = A1x+B1u
vo = E1x
S2 :
{
x˙ = A2x+B2u
vo = E2x
Switching
Decision
❄
Switch to S1 or S2
✲ vo
✛
y = Cx+Du
✛ clock
✛ h(t) = Vh( tT mod 1)
✲u = ( )
vs
vr
Figure 2: Block diagram model for switching converter.
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Figure 3: A boost converter under PVMC.
This control scheme is called PVMC here. One has y = kp(vr − vC) and
A1 =
[
−r
L
0
0 −1
RC
]
, A2 =
[
−r
L
−1
L
1
C
−1
RC
]
B1 = B2 =
[
1
L
0
0 0
]
C =
[
0 −kp
]
, D =
[
0 kp
]
E1 = E2 = E =
[
0 1
]
(1)
3.1. Coexistence of Multiple Steady-State Solutions
Let η = r/R, A = DA1 + (1 −D)A2, and B = DB1 + (1 −D)B2. In the state-space average
(SSA) model [10], the power stage dynamics is x˙ = Ax + Bu, and the steady-state solution is
−A−1Bu := X. From (1), one has
X :=
[
IL(D)
VC(D)
]
=
vs
η + (1−D)2
[
1
R
1−D
]
(2)
3
where VC(D) is Λ-shaped and has a maximum of vs/2
√
η at
D = 1−√η := DS (3)
Note that IL(D) increases monotonously asD increases. If r = 0, VC(D) also increases monotonously
as D increases (Fig. 1). However, if r > 0, vo(D) is Λ-shaped (Fig. 1). As discussed below, the
shapes of VC(D) and IL(D) determine whether multiple solutions coexist and thus whether the
SNB occurs.
Let κ = kp/Vh. In steady state, DVh = y = kp(vr − VC(D)), rearranged as
vr =
D
κ
+ VC(D) := vr(D) (4)
[Case 1: Large kp] For a large kp, D/κ can be ignored. Since VC has a maximum of vs/2
√
η,
two steady-state solutions exist if vr < vs/2
√
η := v∗r . One of the solutions has D > DS , and the
other has D < DS . SNB occurs when vr = v
∗
r , or equivalently when D = DS . No solution exists if
vr > v
∗
r .
[Case 2: Small kp] For a small kp, a more accurate calculation of v
∗
r from (4) is
v∗r = vr(DS) =
vs
2
√
η
+
1−√η
κ
(5)
Compared with v∗r = vs/2
√
η for a large kp, The critical v
∗
r for a small kp has an additional term
(1−√η)/κ.
3.2. Linearized Dynamics
Using a hat ˆ to denote small perturbations, (e.g., xˆ = x −X), the linearized SSA dynamics
[10] is
˙ˆx = Axˆ+ (A1 −A2)XDˆ (6)
The control-to-output transfer function is
Gvd(s) =
vˆo(s)
Dˆ(s)
= E(sI −A)−1(A1 −A2)X (7)
The closed-loop dynamics is κGvd(s)/(1+κGvd(s)). Arrange the closed-loop characteristic equation
as s2 + c1s+ c0 = 0, where the coefficients c1 and c0 are [1, p. 441]
c1 =
r
L
+
1
RC
− κIL(D)
C
(8)
c0 =
1
LC
(η + (1−D)2 + κRIL(D)((1 −D)2 − η)) (9)
Both c1 and c0 are functions of D. One can prove that c1 > 0 if
D < DH := 1−
√
κvs
rRC
L
+ 1
− η (10)
and c0 > 0 if
D < DS := 1−
√√
(2η +
κvs
4
)κvs − η −
κvs
2
(11)
≈ 1−√η (for a large κ) (12)
It will be shown later that DH and DS are the critical duty cycles for the Hopf bifurcation and
the SNB, respectively. Both DH and DS are functions of η = r/R, and DS can be approximated
as a function of only η. This paper focuses on SNB. Other bifurcations are discussed only when
necessary.
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3.3. Bifurcation Critical Conditions
The poles are the roots of the characteristic equation. From the Routh-Hurwitz stability crite-
rion, there are two unstable poles if c1 < 0 and c0 > 0, one unstable pole if c0 < 0, or two stable
poles if c1 > 0 and c0 > 0. The pole location is a function of D.
3.3.1. Hopf bifurcation
When the Hopf bifurcation occurs, two poles cross the imaginary axis. Then, c1 = 0 and c0 > 0.
The bifurcation critical conditions are D = DH and vr = vr(DH).
From (10), DH < 0 if
κ >
1 + η
vs
(
rRC
L
+ 1) (13)
and the Hopf bifurcation does not occur because the duty cycle is never less than zero. For r = 0,
the condition (13) becomes κ > 1/vs.
3.3.2. Saddle-node bifurcation
When SNB occurs, a pole is zero and c0 = 0. The bifurcation critical conditions are D = DS and
vr = v
∗
r . Note that the condition (3) (for coexistence of multiple solutions) and the condition (12)
(for occurrence of SNB) are the same, indicating that coexistence of multiple solutions is associated
with SNB.
As D increases, the Hopf bifurcation occurs earlier than the SNB does if DH < DS . From (10)
and (12), DH < DS if
κ >
2η
vs
(
rRC
L
+ 1) (14)
which is generally true for a converter with a large kp.
3.4. No Saddle-Node Bifurcation if r = 0
For r = 0, one can prove that SNB does not occur in two ways. First, from (9), c0 > 0 if
r = 0. The pole is never zero, and SNB does not occur. Second, the right side of (4) increases
monotonously as D increases if r = 0. Given a value of vr, only one solution exists. Coexistence of
multiple solutions as in SNB does not occur.
For r = 0 (thus c0 > 0), the pole stabilities depend on c1. If c1 > 0, the two poles are in the
left half plane (LHP) and stable. If c1 < 0, the two poles are in the right half plane (RHP) and
unstable. If c1 = 0, the Hopf bifurcation occurs. In all cases, it never occurs that one pole is stable
and the other is unstable.
Example 1. (PVMC.) Consider a boost converter under PVMC with kp = 2. The converter
parameters are vs = 3 V, Vh = 1, fs = 600 kHz, L = 1 µH, C = 100 µF, R = 2 Ω, and parasitic
inductor resistance r = 0.1 Ω. One has η = r/R = 0.05 and κ = kp/Vh = 2. For comparison, the
bifurcation diagrams for r = 0.1 and r = 0 are shown in Fig. 4. For r = 0.1, the Hopf bifurcation
occurs at vr = 4.92 and SNB occurs at vr = 7.1. For r = 0, no bifurcation occurs.
Note that the focus of this paper is on the T -periodic or DC solutions (D = 1 or 0). For r = 0.1,
let vr = 7, for example. The two unstable T -periodic solutions are shown in Fig. 5. One solution
has D = 0.74, and the other has D = 0.81, agreed with Fig. 4(a). Other stable attractors may
coexist with the two unstable solutions.
In this particular example, besides T -periodic solutions, there actually exists a DC solution
(D = 1 not shown in Fig. 4, with one switch being always on because y(t) = kp(vr − vC) = kpvr >
h(t)) with (iL, vC) = (vs/r, 0) = (30, 0). Such a DC solution does not exist if r = 0 because it
requires iL = vs/r =∞. Therefore, the converter is actually bistable (with the DC solution and the
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T -periodic solution) for 4 < vr < 4.92 and monostable (with only the DC solution) for vr > 4.92.
From Fig. 4(b), if vr increases a little from 4.92, vc may “jump” from 4.7 (with the T -periodic
solution) to 0 (with the DC solution as the only solution). Such a jump is typical in a system with
SNB [3].
With different converter parameters, the attractor may be quasi-periodic [3], associated with
the Hopf bifurcation. Other attractors associated with the border-collision bifurcation [11] may
also exist when y(t) of the attractor is out of the bounds of h(t). These non-T -periodic attractors
are not shown in the bifurcation diagrams to prevent detraction of the focus on SNB.
For r = 0.1, the coefficients c0 and c1 as functions of D are shown in Fig. 6.The pole loci are
shown in Fig. 7. It shows that SNB occurs when two unstable solutions coalesce because each
solution has a RHP pole. From (5) and (11), v∗r = 7.1 and DS = 0.78, the prediction of the SNB
point agrees closely with the bifurcation diagram (Fig. 4(a)). From (10) and (4), DH = 0.51 and
vr(DH) = 5.36, and a small error exists in predicting the Hopf bifurcation point. The error is
due to averaging. If the switching frequency increases to 6 MHz, instead of 600 kHz, the Hopf
bifurcation occurs at vr = 5.32, agreed closely with the prediction. Since this paper focuses on
SNB, the discussion on the averaging error for the Hopf bifurcation is omitted.
For r = 0.1, SNB occurs at vr = v
∗
r = 7.1 and DS = 0.78. For vr > v
∗
r , no solution exists.
Two solution branches are created in the bifurcation diagram for vr < v
∗
r . The first branch has
D > DS = 0.78. Since this branch has c0 < 0, and c1 < 0, one pole is in LHP and the other pole
is in RHP. The first branch is unstable.
The second branch has D < DS = 0.78 and c0 > 0. Since 0 < DH < DS , the lower solution
branch has two sections, separated by the Hopf bifurcation point at vr = 4.92, as shown in Fig. 4(a).
For vr < 4.92 (c1 > 0 and c0 > 0), the two poles are in LHP, and this section is stable. At vr = 4.92
(c1 = 0 and c0 > 0), the Hopf bifurcation occurs. For vr > 4.92 (c1 < 0 and c0 > 0), the two poles
are in RHP, and this section is unstable.
The value of DH (and thus the length of stable section of the lower solution branch in the
bifurcation diagram shown in Fig. 4(a)) may be adjusted by κ. From (10), DH decreases if κ
increases. If κ is large enough such that DH < 0, the lower solution branch is unstable. Similarly,
DH increases if κ decreases. If κ is small enough such that DH > DS , the lower solution branch is
stable, connecting with the upper solution branch at the SNB point.
By comparing Figs. 4(a)(b) and (c)(d), one can see significant differences whether r is modeled.
When r is modeled, two solutions (branches) exist, and one solution is stable for vr < 4.92. When r
is not modeled, only one solution exists and it is unstable. From (10), DH increases if κ decreases.
For r = 0, from (13), κ needs to decrease below 1/vs = 0.5 to have a stable solution.
Therefore, if r is not modeled, one may be misled by the bifurcation diagrams shown in
Figs. 4(c)(d) that no stable solution exists and no bifurcation occurs. A small parasitic induc-
tor resistance, always existing in reality, may have great effects. As shown in Figs. 4(a)(b), a stable
solution does exist for vr < 4.92. Furthermore, SNB occurs and an unstable solution actually
coexists with the stable solution. Care should be taken in the compensator design because different
compensator parameters may result in a different solution being stabilized. What the compensator
stabilizes may be an undesired solution [6]. 
3.5. No Saddle-Node Bifurcation in Critical Mode
Let K = 2L/RT . To operate in the critical mode on the continuous/discontinuous conduction
mode (CCM/DCM) boundary, it is required [10] that
K = D(1−D)2 := Kcrit (15)
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(a) r = 0.1, SNB occurs at vr = 7.1 (Hopf bifurcation
occurs at vr = 4.92).
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(b) r = 0.1, SNB occurs at vr = 7.1.
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(c) r = 0, no SNB occurs.
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(d) r = 0, no SNB occurs.
Figure 4: Bifurcation diagrams showing stable (solid) and unstable (dotted) solutions. .
To have SNB, D = 1−√η = 1−
√
KrT/2L which is equivalent to
K =
2L
rT
(1−D)2 := K∗ (16)
Generally, 2L/rT > D and K∗ > Kcrit, and SNB does not occur in the VMC boost converter in
the critical mode.
3.6. VMC with a type-III compensator
As discussed above, SNB is associated with the steady-state solutions. SNB occurs when the
two solutions coalesce. With the same parasitic inductor resistance r, the (multiple) steady-state
solutions are the same as in PMVC shown in (2). The Hopf bifurcation may be prevented by the
type-III compensator, but SNB always occurs if r > 0.
Let the type-III compensator be
Gc(s) =
Kc(1 +
s
z1
)(1 + s
z2
)
s(1 + s
p1
)(1 + s
p2
)
(17)
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Figure 5: Ramp h(t) (solid line) and two coexisting unstable T -periodic solutions y0(t) (dashed line), vr = 7.
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Figure 6: Coefficients c0 and c1 as functions of D.
The compensator output is
y = vr +Gc(s)(vr − vo) (18)
With a high feedback gain, the SNB critical condition is D = DS and vr ≈ vC(D) as shown in (2)
because the the steady-state solutions are the same.
Example 2. (VMC with a type-III compensator.) Consider a VMC boost converter [12] with
a type-III compensator. The same parameters as in [13, p. 446] are used: fs = 1/T = 300 kHz,
L = 46.6 µH, C = 3 mF, R = 23 Ω, ESR Rc = 18 mΩ, vs = 10 V, Vh = 2 V, Kc = 35.59, z1 = 556,
z2 = 549, p1 = 25510, and p2 = 19495. Let r = 0.6 Ω, then η = r/R = 0.0261. One expects that
SNB occurs at DS = 1−
√
η = 0.84. A smaller value of r (or η) leads to a larger critical duty cycle.
As long as r > 0, SNB always exists.
Let the bifurcation parameter be vr. The bifurcation diagram is shown in Fig. 8, with SNB
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occurring exactly at DH = 0.84 and vr = vC(DH) = 31 as expected. The bifurcation diagram is
very similar to Fig. 4(a), where a simple PVMC is used. In Fig. 4(a), η = r/R = 0.05, whereas
in Fig. 8, η = 0.0261. For the same η, using either PVMC or a type-III compensator, the steady
state of the output voltage in the bifurcation diagram would be the same. The only difference is
the stability of the steady-state solution. In Fig. 4(a), SNB occurs when two unstable solutions
coalesce, whereas in Fig. 8, SNB occurs when an unstable solution and a stable one coalesce, because
a type-III compensator improves the the stability of one solution, but does not affect the steady
state of the multiple solutions.
Take vr = 30.3, for example. Two T -periodic solutions coexist as shown in Figs. 9 and 10. One
is stable with D = 0.8 and the other is unstable with D = 0.87. The phase portraits of the both
solutions in a single plot are omitted because the ripple amplitudes are small and the two solutions
are apart. Instead, the time-domain plots as in Figs. 9 and 10 are shown.
As in Example 1, there actually exists another DC solution (D = 1 because y = vr+Gc(0)(vr−
v0) = (1+Gc(0))vr > h(t)) with (iL, vC) = (vs/r, 0) = (16.7, 0). From Fig. 8, if vr increases a little
from 31, the converter may operate with a “jump” from D = 0.84 (with the T -periodic solution)
to D = 1 (with the DC solution as the only solution). Refer to Example 1 for similar discussion.
As discussed above, SNB always exists in the VMC boost converter as long as r > 0, even with
a type-III compensator. This example also illustrates that even a converter with a simple PVMC
controller as in Example 1 deserves careful study because it still provides some insights to design
a more complicated type-III controller. 
4. Current Mode Control (CMC)
In CMC, two cases are considered depending on whether the voltage loop is closed.
4.1. Open Voltage Loop: No Saddle-Node Bifurcation
First, let the voltage loop open as shown in Fig. 11. A current control signal ic controls the
peak inductor current. From (1), the inductor current ripple ∆IL = (vs − rIL)DT/L. The peak
inductor current Ipeak = IL + ∆IL/2 increases monotonously as D increases. Therefore, given a
current control signal, only one solution exists and SNB does not occur.
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Figure 8: Bifurcation diagram showing occurrence of SNB at D = 0.84.
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Figure 9: Stable T -periodic solution with D = 0.8 and vr = 30.3.
4.2. Closed Voltage Loop: Saddle-Node Bifurcation Occurs if r > 0
Next, close the voltage loop. The voltage loop output controls the peak inductor current.
Without loss of generality, let the voltage loop has a proportional feedback gain kp. In terms of
Fig. 11, one has ic = kp(vr − vc). In steady state, Ipeak = kp(vr − VC(D)), which is rearranged as
vr =
Ipeak
kp
+ VC(D) (19)
Similar analysis as in VMC (see (4)) can be applied. For a large kp, Ipeak/kp can be ignored, and
SNB occurs when v∗r = vs/2
√
η, or equivalently, when D = DS = 1−
√
η. For a small kp, based on
(19), the bifurcation point DS is larger than 1 −
√
η because Ipeak has a large value at high duty
cycle.
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Figure 10: Unstable T -periodic solution with D = 0.87 and vr = 30.3.
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Figure 11: A boost converter under current-mode control.
For r = 0, the right side of (19) increases monotonously as D increases. Given a value of vr,
only one solution exists, and SNB does not occur. Therefore, SNB does not occur in CMC if r = 0,
whereas it does occur in CMC with the voltage loop closed if r > 0.
Example 3. (CMC with the voltage loop closed.) Consider a boost converter under CMC with
no ramp compensation (Vh = 0). The voltage loop has a feedback gain kp = 2. The converter
parameters are the same as in Example 1.
For comparison, the bifurcation diagrams for r = 0.1 and r = 0 are shown in Fig. 12. For
r = 0.1, SNB occurs at DS = 0.91. Two T -periodic solutions exist for 15.5 < vr < 17.7. Compared
with Example 1, DS is larger because here kp is small. For r = 0, only one T -periodic solution
exists. Both the bifurcation diagrams show occurrence of period-doubling bifurcation (PDB) around
D = 0.5, typical in CMC. For example, Let r = 0.1 and vr = 8.4. The the T -periodic solution
is unstable with period-doubling. The 2T -periodic iL and the voltage loop output are shown in
Fig. 13. If r is not modeled, one may be misled by Fig. 12(b) that the converter is stable with
vr = 8.4. By comparing Figs. 12(a) and 12(b), one also sees significant differences whether r is
modeled. SNB occurs in Fig. 12(a), whereas it does not occur in Fig. 12(b). 
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(a) r = 0.1, SNB occurs at vr = 17.71 (PDB occurs at
vr = 8.2).
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(b) r = 0, no SNB occurs (PDB occurs at vr = 9.4).
Figure 12: Bifurcation diagrams showing stable (solid) and unstable (dotted) solutions.
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6
x 10−5
3
3.5
4
4.5
5
5.5
6
6.5
7
Time (Second)
In
du
ct
or
 c
ur
re
nt
 a
nd
 v
ol
ta
ge
 lo
op
 o
ut
pu
t
Figure 13: 2T -periodic iL (solid line) and the voltage loop output (dashed line), vr = 8.4.
5. Conclusion
Bifurcations associated with parasitic inductor resistance in the boost converter are analyzed,
and the anslysis agrees with simulations. The critical conditions for various control schemes are
summarized in Table 1. The bifurcation diagram confirms the occurrence of SNB. Both VMC and
CMC are considered. Closed-form critical conditions of the bifurcations, in terms of D and vr,
are derived. With PVMC, SNB occurs when D = DS or vr = v
∗
r (see (11) and (5)). The Hopf
bifurcation occurs when D = DH or vr = vr(DH) (see (10) and (4)). Both the bifurcations can
be predicted by the average model. With a type-III compensator, SNB occurs when D = DS or
vr ≈ vC(DS).
The parasitic inductor resistance has great effects on the boost converter dynamics. If the
parasitic inductor resistance is modeled, SNB occurs in VMC, or in CMC with a closed voltage
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Table 1: SNB critical conditions for various control schemes (with large feedback gains).
Control scheme Critical condition
Case 1: r > 0
PVMC D = 1−
√
r/R or vr = vs/2
√
r/R
VMC with type-III compensator D = 1−
√
r/R or vr = vs/2
√
r/R
CMC with voltage loop open Generally no SNB occurs
CMC with voltage loop closed D = 1−
√
r/R or vr = vs/2
√
r/R
Case 2: r = 0
PVMC, VMC, or CMC Generally no SNB occurs
loop. Either a proportional feedback or a type-III compensator is applied, SNB would occur. In
real circuits, the parasitic inductor resistance always exists. If the parasitic inductor resistance is
not modeled, SNB is not predicted while it actually exists, and one may be misled by the wrong
dynamics and the wrong steady-state solutions.
When SNB occurs, multiple steady-state solutions coexist. Although the fact about the possible
existence of multiple solutions in the boost converter has been known, its implication and its
association with SNB have not been discussed in details. Occurrence of SNB has at least two
implications. First, the converter may operate with a “jump” from one solution to another. Second,
among the multiple solutions, care should be taken in the compensator design to ensure that only
the desired solution is stabilized [6]. When one (undesired) solution is stabilized, the other (desired)
solution may be destabilized. The multiple solutions have different duty cycles.
Since SNB generally occurs in VMC, or in CMC with a closed voltage loop, one may wonder
why such an instability has never been reported. In industry practice, the unstable solution with
a higher duty cycle (and thus SNB) is generally prevented from existence by placing a limitation
on the maximum duty cycle less than DS ≈ 1−
√
η. That may explain why such an instability is
rarely reported. Since DS is a function of η = r/R, one needs to know the value of η to set the
maximum duty cycle.
References
[1] M. K. Kazimierczuk, Pulse-width Modulated DC-DC Power Converters, Wiley, 2008.
[2] S. Pavljasevic, D. Maksimovic, Using a discrete-time model for large-signal analysis of a
current-programmed boost converter, in: Proc. IEEE PESC, Cambridge, MA, USA, 1991,
pp. 715–721.
[3] C.-C. Fang, E. H. Abed, Saddle-node bifurcation and Neimark bifurcation in PWM DC-DC
converters, in: S. Banerjee, G. C. Verghese (Eds.), Nonlinear Phenomena in Power Electronics:
Bifurcations, Chaos, Control, and Applications, Wiley, New York, 2001, pp. 229–240.
[4] C.-C. Fang, E. H. Abed, Local bifurcations in DC-DC converters, in: Proc. EPE-PEMC, 2002,
paper SSIN-02, 11 pages.
[5] C.-C. Fang, E. H. Abed, Local bifurcations in PWM DC-DC converters, Tech. Rep. 99-
5, Institute for Systems Research, University of Maryland, College Park, available at
http://drum.lib.umd.edu/handle/1903/6011 (1999).
[6] C.-C. Fang, Unified discrete-time modeling of buck converter in discontinuous mode, IEEE
Trans. Power Electron. 26 (8) (2011) 2335–2342.
13
[7] C.-C. Fang, Saddle-node bifurcation in the buck converter with constant current load, Nonlin-
ear Dynamics 69 (4) (2012) 1739–1750.
[8] C.-C. Fang, Bifurcation boundary conditions for current programmed PWM DC-DC converters
at light loading, Int. J. of Electron. 99 (10) (2012) 1365–1393.
[9] C.-C. Fang, E. H. Abed, Sampled-data modeling and analysis of closed-loop PWM DC-DC
converters, in: Proc. IEEE Int. Symp. Circuits Sys., Vol. 5, 1999, pp. 110–115.
[10] R. W. Erickson, D. Maksimovic, Fundamentals of Power Electronics, 2nd Edition, Springer,
Berlin, Germany, 2001.
[11] G. Yuan, S. Banerjee, E. Ott, J. A. Yorke, Border-collision bifurcations in the buck converter,
IEEE Trans. Circuits Syst. I 45 (7) (1998) 707–716.
[12] C.-C. Fang, Unified model of voltage/current mode control to predict saddle-node bifurcation,
available as arXiv:1202.4533v1 [cs.SY], http://arxiv.org/abs/1202.4533.
[13] C. P. Basso, Switch-Mode Power Supplies, New York: McGraw-Hill, 2008.
14
